REMARKS

Summary of Claim Status

Claims 1-31 are pending in the present application after entry of the present amendment. Claims 1-17 and 22-31 are rejected for the reasons discussed below. Claims 18-21 are withdrawn.

Applicant requests the favorable reconsideration of the claims and withdrawal of the pending rejections and objections, in view of the following remarks.

Rejections Under 35 USC 102(b)

Claims 1-17 and 22-31 are rejected as being anticipated by de Lima

Harden State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large SRAM-based FPGA and the Large State ("Designing Single Event Upset Mitigation Techniques for Large State ("Designing Single Event Upset Mitigation Techniques for Large State ("Designing Single Event Upset Mitigation Techniques for Large State ("Designing Single Event Upset Mitigation Techniques for Large State ("Designing Single Event Upset Mitigation Techniques for Large State ("Desi

நாள்ள கொள்ளார். ஈThe⊦Office Action states, in part:நாள்கள் கண்ணைகளைக் நக்கையின் கொளிய சிரும் வண்ணி

www.www.cheweyver.As to claims 1, 8, 10, 12, 20, 22, 28 and 30 defLima Discloses: A nation of section of the control of the co

identifying first and second data input terminals of a programmable routing multiplexer in the PLD (A voter (or majority circuit) is implemented by the top MUX to create a "hardened" output ... terminals D, G - fig. 2.6, page 18), wherein a selection between the first and second data input terminals is determined by a first value stored in a first memory cell controlling the programmable routing multiplexer (if both A and B read logic zero, MUX input D0 is selected - page 18) (pages 18, 25, 53-54);

routing the node on a first routing path between the first and second logic blocks, wherein the first routing path traverses the programmable routing multiplexer via the first data input terminal (if A and B disagree due to an SEU (or for other reasons), the MUX will select flip-flop C. We know C agrees with either A or B, and thus the MUX "voted" to produce data agreed on by two of the three flip-flops - page 18); and

routing the node on a second routing path between the first and second logic blocks, wherein the second routing path traverses the programmable routing multiplexer via the second data input terminal (if A and B disagree due to an SEU (or for other reasons), the MUX will select flip-flop C. We know <u>C agrees with</u> either A or <u>B, and thus the MUX</u> "voted" to produce data agreed on by two of the three flip-flops - page 18). (emphasis original)

The Office Action cites Figure 2.6 on page 18 of de Lima, which is a TMR (triple modular redundancy) circuit. In this circuit, a value D is stored in three flip-flops, and the outputs of the flip-flops are "voted" on, where any value stored in at least two of the flip-flops is provided as the output Q of the circuit. Such circuits are well known, and Applicants do not dispute the prevalence of TMR circuits in the art of PLD design implementation.

However, the claimed invention is not a TMR circuit. In fact, as shown by
Claims 7, 9, 11, 17, 19, 21, 27, 29, and 31, the claimed methods can include an
evaluation step to determine that the circuit is not a TMR circuit, e.g., prior to
implementing the other steps. Therefore, the claimed invention can be used as an
accordance and alternative to the TMR approach.

input paths is controlled solely by a value stored in a memory cell controlling the event-upset ("EU). However, because the selection is controlled solely by the contents of the paths to the other (e.g., from the first routing path to the second routing path, or vice versa), and they each provide the same input signal to the multiplexer on a different data input terminal. Thus, an SEU that incorrectly changes the select memory cell still leaves the multiplexer by changing the value stored in the select memory cell still leaves the multiplexer providing the correct output signal.

De Lima neither teaches nor suggests this SEU mitigation technique. Specifically, de Lima neither teaches nor suggests Applicants' claimed:

identifying first and second data input terminals of a programmable routing multiplexer in the PLD, wherein a selection between the first and second data input terminals is determined solely by a first value stored in a first memory cell controlling the programmable routing multiplexer;

routing the node on a first routing path between the first and second logic blocks, wherein the first routing path traverses the

programmable routing multiplexer via the first data input terminal; and routing the node on a second routing path between the first and second logic blocks, wherein the second routing path traverses the programmable routing multiplexer via the second data input terminal. (Claims 1, 8, and 10)

or Applicants' claimed:

routing the PLD placement to generate a routed design wherein the node is routed on a first routing path between the first and second logic blocks, the first routing path traversing a programmable routing multiplexer via a first data input terminal of the programmable routing multiplexer;

identifying a second data input terminal of the programmable routing multiplexer, wherein a selection between the first and second data input terminals is determined solely by a first value stored in a first memory cell controlling the programmable routing multiplexer; and

routing the node on a second routing path between the first and sacretion the countries conditionic blocks, wherein the second routing path traverses the condition to be able programmable routing multiplexer via the second data input terminal.
(Claim 12) printerrored responses to

or the enterior of the largest training to be a series of the contraction of the contract

ஊரை மரிச்சும் மால் Applicants kolaimed: விரி விரி விரி விரி விரி விரிக்கும் இரிக்கும் இரிக்கும் இரிக்கும் விரிக்கும் வி

க்கிச்சுகள் விருக்கு வெருக்குள்ளாக routing module for routing the Rl⊵Drplacement to generate and சார். சென்ற வெள்ள க routed design wherein the node is routed on a first routing path between the first and second logic blocks, the first routing path traversing a professional and an programmable routing multiplexer via a first data input terminal of the and the make the co programmable routing multiplexer; and

a post-processing module for:

identifying a second data input terminal of the programmable routing multiplexer, wherein a selection between the first and second data input terminals is determined solely by a value stored in a memory cell controlling the programmable routing multiplexer, and

routing the node on a second routing path between the first and second logic blocks, wherein the second routing path traverses the programmable routing multiplexer via the second data input terminal. (Claim 20)

or Applicants' claimed:

identifying in a programmable routing multiplexer of the PLD a first data input terminal and a second data input terminal, wherein a selection between the first and second data input terminals is determined solely by a first value stored in a first memory cell controlling the programmable routing multiplexer;

routing a node in the design to the first data input terminal; and routing the node to the second data input terminal. (Claim 22)

or Applicants' claimed:

[code/identification module] for identifying in a programmable routing multiplexer of the PLD a first data input terminal and a second data input terminal, wherein a selection between the first and second data input terminals is determined solely by a first value stored in a first memory cell controlling the programmable routing multiplexer; and

[code/routing module] for routing a node in the design to both of the first and second data input terminals. (Claims 28 and 30)

If the rejection of Claims 7, 9, 11, 17, 27, 29, and 31 is maintained, Applicants respectfully request that this feature of the claims be addressed in its entirety.

Conclusion

No new matter has been introduced by any of the above amendments. All claims should be now be in condition for allowance and a Notice of Allowance is respectfully requested. If any action other than allowance is contemplated by the

Examiner, the Examiner is respectfully requested to telephone Applicants' agent, Lois D. Cartier, at 720-652-3733.

Respectfully submitted,

Lois D. Cartier

Agent for Applicants

"烟湖村"也可以内部设计真写绘图(构造图)。但是一个点点,一个人们,一个

Reg. No. 40,941

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450

Alexandria, VA 22313-1450, on July 5, 2007.

engran afficialing fil fil fil fil gilling bold in lightly regnification brown bleven with the lightly lightly

gradi se**s**raturas apalabetera i correr a una que abline e de arrivara arça exerco dicere o e a civir e

indian sting in distribusamental occurry is a transfer occurrence of the middle and the committee of the committee of

ta kanalika kana shine shine na mana a mana a dalalika na malaka katiki ka mala a a ka a a a a a mana ma ma ma

ng transfering and a second control of the control of the property of the protection of the protection of the control of the c

Pat Tompkins

Name .